“Today has been pretty exciting. Not only did we confirm the die size of Apple’s A5X SoC (162.94mm^2) but we also found out that it’s still built on Samsung’s 45nm LP process,” Anand Lal Shimpi reports for AnandTech. “Now, courtesy of UBM TechInsights, we have the first annotated floorplan of the A5X.”

In the full article (link below), “You can see the two CPU cores (ARM Cortex A9s) as well as the additional two GPU cores (PowerVR SGX543MP4) compared to the A5,” Lal Shimpi reports. “Note the increase in DDR interfaces, although it’s unclear whether we’re looking at 4×16 or 4×32-bit interfaces. It’s quite possible that it’s the former. Also note that Apple has moved the DDR interfaces next to the GPU cores, compared to the CPU-adjacent design in the A5. It’s clear who is the biggest bandwidth consumer in this chip.”

Check out Apple’s new A5X in the full article here.